

This listing of claims will replace all prior versions, and listings, of claims in the application:

**Listing of Claims**

Please cancel claims 1 – 7, 15-18 and 23 without prejudice or disclaimer.

Claims 1-7 (Cancelled)

8. (Original) A semiconductor device comprising:

a semiconductor substrate, which forms a source region of a first conduction type, wherein the semiconductor substrate has a top surface and a back surface, wherein the back surface is opposite to the top surface;

a base region of a second conduction type, wherein the base region extends perpendicularly from the top surface in the substrate;

a drift region of the first conduction type, wherein the drift region has an impurity concentration lower than that of the source region and extends perpendicularly from the top surface within the base region;

a drain region extending perpendicularly from the top surface within the drift region;

a gate insulating film formed on a surface that defines a trench, wherein the gate insulating film extends perpendicularly from the top surface and extends in a lateral direction from the source region to the drift region through the base region; and

a gate electrode formed on a surface of the gate insulating film such that, when a voltage is applied to the gate electrode, a channel region is generated in the vicinity of a surface of the base region adjacent to the trench, wherein the flow of the channel occurs in the lateral direction.

9. (Original) The semiconductor device of claim 8, wherein the drain region is an epitaxially grown layer of the first conduction type in which two opposed parts of the grown layer have met one another.

10. (Original) The semiconductor device of claim 8, wherein the drain region, the drift region, and the base region have substantially homogeneous impurity concentrations in the perpendicular and the lateral directions.

11. (Original) The semiconductor device of claim 8 further comprising a metal layer, which is embedded at a boundary between the source region and the base region to electrically connect the source region and the base region.

12. (Original) The semiconductor device of claim 8 further comprising:  
a first metal layer extending perpendicularly from the top surface to approximately the depth of the drain region at a boundary between the source region and the base region to electrically connect the source region and the base region; and  
a second metal layer extending perpendicularly in the drain region from the top surface to approximately the depth of the drain region.

13. (Original) The semiconductor device of claim 8 further comprising a metal film formed on the back surface to electrically connect the source region and the base region.

14. (Original) The semiconductor device of claim 8, wherein the base region, the drift region, the drain region, the gate insulating film, and the gate electrode are parts of a cell, and the cell is one of a plurality of similar cells, and a drain electrode is connected to the drain region of each cell to form a plurality of transistors in a chip.

Claims 15-18 (Cancelled)

19. (Original) A semiconductor device comprising:

a semiconductor substrate, which forms a source region of a first conduction type, wherein the semiconductor substrate has a top surface and a back surface, wherein the back surface is opposite to the top surface;

a base region of a second conduction type, wherein the base region extends perpendicularly from the top surface in the substrate;

a drift region of the first conduction type, wherein the drift region has an impurity concentration lower than that of the source region and extends perpendicularly from the top surface within the base region;

a drain region extending perpendicularly from the top surface within the drift region;

a gate insulating film formed on a surface that defines a trench, wherein the gate insulating film extends perpendicularly from the top surface and extends in a lateral direction from the source region to the drift region through the base region;

a gate electrode formed on a surface of the gate insulating film; and

at least one RESURF layer of the second conduction type, wherein the RESURF layer extends perpendicularly from the top surface in the drift region such that, when a voltage is

applied to the gate electrode, a channel region is generated in the vicinity of a surface of the base region adjacent to the trench, wherein the flow of the channel occurs in the lateral direction.

20. (Original) The semiconductor device of claim 19, wherein the drain region, the drift region, the base region, and the RESURF layer have homogeneous impurity concentrations in the perpendicular and the lateral directions.

21. (Original) The semiconductor device of claim 19, wherein the RESURF layer is one of a plurality of RESURF layers, which are formed to completely deplete the drift region with depletion layers formed respectively about the RESURF layers when the voltage is not applied to the gate electrode.

22. (Original) The semiconductor device of claim 19, wherein the RESURF layer contacts the base region.

23. (Cancelled)